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A HIGH SPEED SEQUENTIAL DECODER
By Henry Lum, Jr.
Ames Research Center
SUMMARY
The performance and theory of operation for the High Speed
Hard Decision Sequential Decoder are delineated in this report.
The decoder is a forward error correction system which is
capable of accepting data from binary-phase-shift-keyed and
quadriphase-shift-keyed modems at input data rates up to 30
megabits per second. Test results show that the decoder is
capable of maintaining a composite error rate of lx10-5 at
an input Eb/No of 5.6 dB. This performance has been obtained
with minimum circuit complexity.
1. INTRODUCTION
The High Speed Hard Decision Sequential Decoder (HDSD)
developed by Linkabit Corporation under Contract NAS2-6411 is a
forward error correction system which is capable of accepting
data from binary-phase-shift-keyed (PSK) and quadriphase-shift-
keyed (QPSK) modems at data rates up to 30 megabits per second.
The HDSD uses a constraint length k=41 or k=33, rate 1/2,
systematic convolutional code which is transparent to 1800 phase
ambiguities. All synchronization circuits are contained within
the HDSD and the system does not require frame or block
synchronization.
The development of the HDSD followed a feasibility study
contract (NAS2-6024) completed by Linkabit Corporation in
January 1971. Investigations of coding systems which could be
utilized for high data rate links were accomplished under this
contract. High decoder performance with minimum circuit com-
plexity was established as the contract goal. The HDSD
development was undertaken to investigate the feasibility of
constructing a hardware coding system with commercial logic
elements, for operation at extremely high speeds.
The test results indicate that the performance goals established
in the feasibility study contract have been achieved. The HDSD
shows a performance gain of 4.0 dB (worst case Eb/No) over an
uncoded system at an input data rate of 35 megabits per second
(Mbps) and an output error rate of lx10-5 . The signal energy
transmitted by an uncoded system would have to be more than
doubled to achieve these same performance goals. The performance
gain at lower data rates, e.g., 2 Mbps, is slightly greater,
approximately 4.5 dB over an uncoded system.
1.1 Test Results
The decoder was first evaluated in the operational mode which
would achieve error rates as low as 10-8 with relatively little
additional signal power. The configuration of the decoder was
as follows: constraint length k=41, memory size of 65k bits,
and a computation rate of 100 MHz. The composite output error
rate was held constant at 10- 5 and the input errors were varied
at each of the selected data rates to achieve the specified
composite output error rate. (The composite output error rate
is the overall system error rate which includes errors caused
by memory overflows as well as undetected errors.)
The performance of the decoder is shown in figure 1, wherein
the input data rate (input symbol rate is twice the data rate) is
plotted against the normalized signal-to-noise ratio (SNR -
Eb/No) of the input data bits. The performance curve exhibits
the following characteristics for the Hard Decision Sequential
Decoder (HDSD): At lower data rates, less signal energy is
required to achieve a composite output error rate of 10-5;
as the data rate is increased, more signal energy is required to
maintain the specified performance up to its asymptotic limit
(approximately 35 megabits per second (Mbps) input data rate).
The required signal energy is lower at the low data rates due to
the increase in the speed factor, which is defined as the ratio
of the computation rate to the data rate. (A computation is
the evaluation and testing of a metric value as the HDSD "looks"
forward or backward one branch of the state-diagram or trellis
diagram.) The significance of the increased speed factor is
that the HDSD is able to perform a greater number of computations
for each bit decoded. As the data rate is increased, the average
number of computations permitted per bit is decreased and hence,
the signal energy must be increased to maintain the composite
error rate of 10- 5 .
The asymptotic limit of the HDSD is reached at the 35 Mbps
data rate due to the accumulation of propagation delays for various
signals throughout several circuit boards, especially in the
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by the optimization of the signal paths in all the circuit boards
but this would involve extensive test time and redesign, especially
in the physical placement of circuit elements on the board.
If the constraint length k is changed from 41 to 33 with
all other conditions maintained constant (computation rate at
100 MHz, composite error rate at 10-5, and variable input errors),
the performance of the HDSD is slightly improved as shown in
figure 1. This improved performance is due to a shorter decode
path (the number of possible decoding states in a state-diagram
increases exponentially with the constraint length k) which results
in a decreased number of overflows. (An overflow occurs when the
number of branches of received data in the buffer waiting to be
decoded exceeds the buffer size.) As the overflows decrease,
undetected errors increase, (due to the less powerful coding
performance with a shorter constraint length code) but are not
as great as the errors due to overflows. Hence, the composite
error rate is decreased, showing an improvement in the HDSD's
performance at the specified evaluation parameters. However, if
the signal input energy is decreased (Eb/No is lower than 5.0 dB),
the composite error rate curve for the HDSD will shift to the
right of the k=41 curve, i.e., the HDSD performance with a constraint
length k=41 will be better.
The difference in performance can be readily understood if one
examines the HDSD system operation during an overflow condition.
When overflows occur, they typically come in bursts of 17 or more.
The burst condition is the effect of many resync trials which the
HDSD must undergo before it can successfully start decoding again.
During this time the data is completely uncorrected and many errors
(typically 10 errors per overflow) occur. If the input SNR is
maintained at a fairly reasonable level, e.g., approximately 5.2
dB, then the overflows can be reduced by a reduction in the con-
straint length, i.e., k=41 to k=33. This has the effect of a
shorter decoding path; undetected errors will be higher for the
k=33 length, but the number of undetected errors will still be
lower than that resulting from an overflow condition. Hence,
the composite error rate of the system will be improved.
The equipment performance will also be affected by changing
two other variables, Memory Size and Computation Rate, which
are controlled by front panel switches. Both parameters will
decrease the performance capabilities of the HDSD. If for
some reason the maximum coding delay cannot be tolerated, the
memory size can be decreased; however, the system will not
perform as effectively in the state-diagram search as with the
maximum memory size. Here, performance will be traded for shorter
decoding delays. Use of the 1 MHz computation rate is primarily
for test purposes, i.e., signal tracing is much easier at a lower
data and computation rate.
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Operation of the HDSD at input data rates greater than 30
Mbps is not recommended. As the speed of the system is increased,
additional heat is generated by the shift registers (saturated
logic) which, in turn, causes an additional heat rise on the
MECL 10,000 series. This additional heat rise may have been
the contributing factor in the failure of several MECL 10,000
devices at the higher data rates.
1.2 Recommendations
The HDSD development was undertaken to determine the feasibi-
lity of data decoding at very high input data rates. However, if
it is anticipated that the unit will be made part of an operating
system, it is recommended that the following actions be undertaken
to optimize the performance of the Hard Decision Sequential Decoder:
(a) Locate the "hot spots" in the equipment, measure the
temperature rise of critical circuits, and redesign
the board if necessary.
(b) Measure the propagation delay of all critical signals
and redesign the circuit as required.
(c) Investigate new fabrication methods, e.g., stack-type
construction similar to hybrid circuits using inte-
grated circuits dies. This will greatly reduce the
propagation delay.
(d) Conduct more extensive data tests to determine the
influence of different parameters, e.g., constraint
length, speed-up factor, etc., on the composite
error rates at different input data rates.
2. GENERAL SYSTEM OPERATION
2.1 System Test Arrangement
The Hard Decision Sequential Decoder was evaluated with the
NASA/Ames High Speed Data Test Set. The test configuration shown
in figure 2 was used to evaluate the system. The High Speed Test
Set contains a data generator (511 bit PN sequence and a fixed
format sequence), data encoder, a digital noise generator, and a
data multiplexer. The error counter, also designed and built by
ARC, contains an overflow counter and a self-synchronizing error
comparator. Information on the Digital Noise Generator is included
in Appendix I of this report. The convolutional encoder is a rate
1/2 systematic coder with constraint lengths of k=33 and k=41.
The shift register taps for the generation of the parity bits













































































2.2 Description of the Hard Decision Sequential Decoder
All external controls for the HDSD are located on the front
panel of the unit and are shown in figure 3. A description of
each of the controls follows:
(a) On-Off Control
The on-off control is mounted on the left center of
the front panel. It is a lighted, push-on, push-off
type switch.
(b) Clear Switch
The clear switch is mounted in the right center of the
front panel. It is a lighted push button momentary
contact type switch. The function of the clear button
is to reset the internal state of the decoder. It
must be depressed when the unit is turned on and
whenever the data rate range switch or the memory
size is changed. The clear switch is also used to
clear the decoder from a bad system state.
(c) Constraint Length Switch
The constraint length switch is a two position
toggle switch. In one position, the decoder will
decode data which was encoded by a constraint length
41 encoder. In the other position, the constraint
length is 33.
(d) Memory Size Control
The memory size control is located in the upper left
corner of the panel and is an eight position rotary
switch. The function of the memory size switch is to
control the total delay through the decoder. The delay
through the decoder is variable from 1,000 bits to
64,000 bits. The minimum memory size in the highest
data rate range is 4,000 bits. Normally, the largest
memory size consistent with the tolerable decoding
delay should be used, as this will result in the best
performance. Whenever the position of the memory size
switch is changed, the clear button must be depressed



























































































































































(e) Data Rate Range
The data rate switch is located in the upper right
portion of the panel and is a three position rotary
switch. Three overlapping data rate ranges are
provided: 0 through 20 kHz, 10 kHz through 5 MHz,
and 160 kHz through 50 MHz. The clear switch must be
depressed after changing the data rate range.
(f) Serial/Parallel Control
The serial/parallel control is located in the lower
left portion of the front panel and is a two position
toggle switch. The switch controls the format of the
input data. In the serial mode, data from the serial
data input is clocked in at the symbol rate and con-
verted to two line parallel data at the data rate.
The input symbol rate clock is divided by two and
provided as the output clock.
(g) PSK/QPSK Control
The PSK/QPSK Control is a two position toggle switch
and is located in the lower left portion of the front
panel. This control affects the operation of the
node sync circuitry. In the PSK mode, when the node
sync circuitry determines that the present node sync
is incorrect, the node sync causes the timing to slip
one symbol clock time. In the QPSK mode, when a bad
node sync state is detected, the node sync is changed by
interchanging two successive symbols and inverting one.
(h) Computation Rate Switch
The computation rate switch is located in the lower
right portion of the panel and is a two position
toggle switch. In one position, the internal com-
putation rate of the decoder is at its maximum. In
the other position, the internal computation rate of
the decoder is divided by 128. The main use of this
control is during system checkout. Normally it is
desirable for the computation rate to be as high as
possible since this results in the best performance.
(i) Error Indicator
The error indicator will light whenever the decoder
determines that the output data is unreliable. There
are three conditions that can cause the error indicator
to light: depressing the clear switch, a node sync
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state change, and a main memory buffer overflow. In
the first two conditions, if the error indicator
comes on, it will remain on until one buffer full of
data is clocked out. In the case of buffer overflow,
the indicator will stay on for 500 bit times or more,
depending on the input error rate.
If the error indicator turns on and remains on,
then either the input error rate is too high,
the decoder inputs are improperly connected, or
the decoder is malfunctioning.
2.3 Installation
2.3.1 General
The Hard Decision Sequential Decoder (LINKABIT LS4157
system) is packaged for standard 19-inch rack installation. However,
the system can be operated in any configuration, the only require-
ment being that the fans be unimpeded and either the top or bottom --
preferably both -- be free to pass the exhaust air. A block diagram
of a communication system utilizing the LS4157 is shown in figure 4.
The decoder is located between the receiver modem and data sink.
2.3.2 Connection of Power Cable
The power cable from the decoder chassis must be connected
to the two terminal blocks on the rear of the power supply chassis.
The power cable contains switched AC power to the power supplies
and power, sense, and ground wires. Connect the power cable to
the power supply in accordance with figure 5 (drawing WD 1025).
USE EXTREME CARE. If the cable is connected incorrectly, the system
can be seriously damaged. The cable has been laced so that errors
are difficult, however, the possibility of incorrect connection
remains. It is, therefore, STRONGLY RECOMMENDED that all circuit
boards be removed before turning on the power. Voltage checks
should then be made using figure 6 (WD 1026) as a guide to insure
that the above connections are properly made.
2.3.3 AC Power
The LS4157 is designed to operate from standard 120 volt,
60 Hz power line. The power cord plugs into the male receptacle
in the rear panel of the decoder chassis. A three wire power cord
is provided and it is recommended that the system not be operated
without grounding. The AC line is fused with a 7 amp fuse located















































































































































































































































































































































































































































































































































All input and output signal connections are made by
means- of miniature coaxial connectors on the front panel. The
front panel is shown in figure 3. In all cases, 50 ohm cables
should be used. The- clock input is connected to the clock input
terminal. The rate of the clock should be equal to the symbol
rate. The clock and the data should be phased so that the data
changes occur on the rising edge of the clock.
In serial mode the data is connected to the serial data
input connector, and the serial parallel mode switch is placed in
the serial position. In the parallel mode, the mode switch is
placed in the parallel position and the two data lines are connected
to the parallel input connectors. The order in which they are
connected is unimportant. All input lines are terminated internally
with 50 ohm resistors to -2 volts. Input signals should be com-
patible with ECL logic levels. Drivers should be capable of
supplying 25 ma. in the logic one state.
There are three outputs: clock, data, and the error
indication. The data clock will always be at the data rate regard-
less of whether serial or parallel mode is selected. The data output
will have its transitions defined by the positive going edges of
the data clock. The error indication output is normally logic 0
rising to a logic 1 when the output is likely to contain errors,
and returning to the 0 state when the error condition terminates.
The output drivers are MECL 10,000 compatible and are capable of
driving a 50 ohm load terminated to -2 volts.
2.3.5 Interface Specifications
The fundamental specifications for the transmitter and
receiver circuits are outlined in figure 7. These specifications
apply whether a particular transmitter or receiver is used for data
or clock signals. The decoder section requires either an R or
2R clock depending on whether the mode of the decoder is serial
or parallel and outputs on R clock where R is the data rate.
The decoder requires that the input clock and data have the timing
relation shown in figure 7, i.e., data transitions can occur only
at positive going transitions of the associated clock. The duty
cycle of the input clock is not critical, however, a 50% duty
cycle will be 50% in serial mode and will have the same duty cycle
as the input clock in the parallel mode.
-14-
Transmitter*
Logic one greater than -I.OV (more positive)
Logic zero less than -1.65 V (more negative)
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Figure 7. Interface specifications.
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3. THEORY OF OPERATION
The theory of operation for the Hard Decision Sequential Decoder
will be explained in two sections. The first section is a discussion
of the decoder operation from a system block diagram approach (see
figure 8). The next section gives more detailed information on the
theory of operation. Detailed background information, of a general
nature, is delineated in Appendix II.
3.1 System Discussion (use figure 8 as a reference).
A block diagram of the Hard Decision Sequential Decoder is shown
in figure 8 (drawing 2-00155). The input buffer receives the input
symbols from the channel in either serial or parallel form. If
the input is serial, then it is converted into two parallel lines.
One line represents the information bits and the other line represents
the check bits. The information bits are clocked into a 65,000 bit-
long shift register to delay them until the corrections are ready.
The information bits and check bits are both fed into a syndrome
generator (see Section 3.2) which generates the syndrome of the
received symbols.
The syndrome passes into the I/O memory buffer where it is
collected into 64 bit words and stored in the 65,000 bit Random-
Access Memory (RAM). The memory is organized into 1024 words, 64
bits/word, and uses the AMS 6002 memory IC. Before a new word is
written into a particular location in the RAM, the present contents
of that location are read out and loaded into the I/O memory buffer,
following which the new input word is written into the RAM. The
word which was read from the RAM is the decoded information error
sequence. This sequence is mod-2 added with the delayed information
bits resulting in the corrected information bit stream.
When the CPU (the decoding logic) requests a new syndrome word
from the RAM, a 64 bit word is read from the RAM into the CPU memory
buffer. On the same cycle, the present contents of the CPU memory
buffer are written back into the RAM in the same location. The
64 bit word read from the RAM is shifted into the CPU, 8 bits at
a time, on demand from the CPU. This 8 bit word is converted from
TTL logic levels to ECL logic levels and loaded into the CPU interface
register.
The syndrome bits are then shifted out of the interface register
one bit at a time into the fourth bit position of the syndrome
corrector. The output of the fourth bit of the syndrome corrector,
S4, is shifted into the algorithm logic. The algorithm logic
determines whether: 1) to proceed forward or backward; 2) whether
the present node contains an information error; 3) the amount by
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determines that the syndrome contains an information bit error, the
syndrome is exclusive-ORed with the code connection vector, thus
removing the effects of the information error.
The information and check bit hypotheses are shifted into a
buffer where it is stored in a 64 x 8 bit RAM which serves as the
backup buffer.
The backup buffer enables the decoder to backup and return to
previous nodes in order to try alternate paths through the decoding
tree. Before a new hypothesis word is written into the backup
buffer, the present contents of the location to be written into are
first read out. This word is shifted into the CPU interface register
and is the decoded information error sequence.
When the CPU interface register has been filled with a new 8-bit
word, it is loaded into the CPU memory buffer through the MECL-TTL
interface. When a new 64-bit word is collected in the buffer, the
memory is signalled that an access is required and the 64-bit word
stored in the main RAM and a new 64-bit word are brought into the
decoder.
When the decoder backs up, the syndrome bits that fall off the
left side of the syndrome corrector are shifted into the right side
of the information hypothesis backup buffer.
The decoder node synchronization is obtained by examining decoder
threshold changes. If node sync is correct, then the decoder
metrics are such that the rate of threshold tightenings will exceed
the rate of threshold loosenings. If the node sync state is incorrect,
the rate of threshold loosenings will exceed the rate of threshold
tightenings. If the rate of threshold loosenings exceeds the rate
of threshold tightenings for a long enough period of time, then a
bad sync state is indicated. The sync detector outputs a signal
to the input buffer which causes the interpretation of the channel
input symbols to be reversed. The memory CPU address pointer is
set equal to the I/O address pointer and the decoder attempts to
resume decoding in the new sync state.
3.2 Design Concepts for the Hard Decision Sequential Decoder.
The LS4157 Hard Decision Sequential Decoder has been implemented
as a syndrome decoder for a rate 1/2 systematic code. A received
information bit and a received parity bit are input to the decoder
at each bit time. To form the code syndrome, the received information
bits are passed through a replica of the encoder and the generated
parity bits are exclusive-ORed with the received parity bits. Figure
9 shows a representation of the encoder, channel, and syndrome calcu-
lator for a K=3 code. The noisy channel is modelled by the mod-2









Clearly, in the absence of noise, the syndrome bits input to
the decoder are all zero regardless of the information sequence.
This is because the parity bits generated in the syndrome calculator,
p- , and the received parity bits, p- , are both equal to the
actual parity bits, p . Thus, since the code and the channel action
are linear, the syndrome is a function only of the noise sequences.
We can assume, therefore, without loss of generality, that the all
zeros code sequence is transmitted.
This being the case, note that a single error in the information
stream manifests itself in figure 9 as three consecutive l's in
the syndrome. In general, an information error causes the code
generator to be exclusive-ORed into the syndrome. Each parity
error, on the other hand, causes a single 1 to be exclusive-ORed
into the syndrome.
It can be shown that putting the received data into the form
of a syndrome is information lossless. A decoder operating on s
can perform as well as one operating on iJ and p' . The function
of a decoder operating on a syndrome sequence is to determine the
most likely information and parity error sequences that could have
resulted in that particular syndrome sequence. For a binary
symmetric channel, this corresponds to determining the minimum weight
error sequence consistent with the syndrome. The decoder forces
the syndrome sequence to zero, by exclusive-ORing a "1" where it
believes a parity error occurred, and the code generator similarly
reacts where it believes an information error occurred.
A syndrome sequential decoder keeps track of a metric as it
"zeros" the syndrome. Each time it hypothesizes the occurrence
of an error, the metric decreases. When it hypothesizes no error,
the metric increases. If the decoder finds it has to correct too
many errors in forcing the syndrome to zero, it will back up and
change hypothesized information error decisions. Note that each
information error decision affects the syndrome over a full
constraint length.
Functionally, the syndrome decoder can be viewed as a box whose
input is a syndrome sequence, and whose eventual output is an
information error location sequence. This sequence is then used
to correct errors in the received information sequence to form the
decoder output.
The LS4157 incorporates two modifications to the basic Fano
algorithm that improve computational efficiency. The first of these
modifications is called "double quick threshold loosening." This
scheme greatly reduces the number of short searches required. The
-20-
decoder can decode past all single isolated errors and nearly all
isolated pairs of errors without initiating a backsearch. The
technique capitalizes on code structure and a particular choice
of branch metrics and threshold spacing by permitting the
threshold to be lowered twice without a backsearch if the present
value of threshold was reached by tightening twice.
The second new modification is called "diagonal steps." The









In the unmodified Fano algorithm, the decoder's attention is
restricted to nodes 1, 2, 3 and 4 if the present search node is
at node 2. The decoder could step forward to either node 3 or 4
or step back to node 1. If nodes 3 and 4 are both below threshold
but node 6 or 7 is above threshold, the decoder must first step
back to node 1, then forward to node 5, then forward to node 6 or
7 for a total of three steps. The diagonal step technique permits
the decoder to go from node 2 to node 6 in only one step thus
saving two computations. Furthermore, when moving forward, the
modified algorithm always chooses the best node of 3, 4, 6, 7 to
be searched first. If the branch of the tree stemming from node
6 is searched first but subsequently violates threshold, the decoder
will return to node 5. Since the branches stemming from nodes 3
and 4 have not yet been searched, the decoder can step directly
from node 5 to node 3 instead of getting there by first returning
to node 1. This special "move" also saves two computations. The
above technique is effective on short searches since the best nodes
are always searched first, thus avoiding many back searches. The
technique is also effective on long back searches since two
computations are saved every time the decoder returns to the forward
mode from the backward mode, a very frequent occurrence.
-21-
3.3 Algorithm Flow Chart
The Hard Decision Sequential Decoder algorithm is flow charted
in drawing no. 2-000155. Suppose that the decoder is presently
in the look forward mode. The present search node syndrome bit,
Fl, is tested. If Fl is a 0, the metric is tested for a possible
threshold tightening. If the metric equals five, then the threshold
is tightened by setting the metric to one. Since the threshold is
being tightened, the quick threshold loosening flag, L, is
incremented by 1, if less than 2. The decoder then steps forward
and re-enters the look forward mode.
If syndrome bit Fl is equal to 1, then the previous node
check bit, F2, is tested. If this bit is equal to 1, then we are
in a situation in which it appears that the previous node contains
an information error, since we have seen two syndrome bits in a
row equal to 1. Since we have already taken the penalty for the
error on the previous computation, we simply check whether the
threshold may be tightened and increment the metric by one or
tighten as required and step diagonally. The diagonal step is the
same as the forward step, except that the connection vector is
exclusive-ORed into the syndrome corrector. The decoder then re-
enters the look forward node.
If the present syndrome bit, Fl, equals 1 and the previous
node check bit, F2, equals O,then this node is a tie node. In order
to take the tie, the metric must be greater than or equal to six.
Since the metric is decreased by five on nodes that contain a single
error, if the value of the metric is greater than or equal to six,
then subtracting five will permit the metric to remain greater
than or equal to one. A metric of zero or less is a threshold
violation. If the metric is greater than or equal to six, then
five is subtracted from the metric and the decoder steps forward.
If the metric had been less than six, then the quick threshold
loosening indicator bit, L1, is tested. If L1 is equal to 1,
then the threshold may be lowered. Since the threshold spacing
is equal to five and we are at a tie node which results in a
reduction in metric by five, the net result will be no change in the
metric. The quick threshold loosening indicator is reduced by one
and the decoder steps forward and re-enters look forward mode. If
L1 had been equal to zero, then both of the available quick threshold
loosenings have already been used and there is no way to proceed
forward without violating threshold. Since F2 is equal to zero,
we know that the previous node must have been a good node and we
incremented the metric to get to our present position. Therefore,
1 is subtracted from the metric and the decoder steps back and
enters the look back mode. It should be noted that the decoder
always steps forward along the upper branch of the tree in a step
forward mode. The upper branch of the tree corresponds to assuming
-22-
that there is no information error on the present node. All changes
in this assumption are accomplished by diagonal steps, i.e., either
the diagonal steps that appear in a look forward mode or the diagonal
steps that appear in a look back mode.
In the look back mode, B13, the backup overflow indicator is
tested. If B13 is a 1, the backup buffer has overflowed. It is
then necessary to lower the threshold and re-enter the look forward
mode. In order to do this, however, we must look at the present
node syndrome bit, Fl, to determine the change in the metric.
If Fl is equal to O, then the metric is incremented by 1. The
threshold is not loosened directly, but the quick threshold
loosening flag, L, is incremented by 1 so that the first time
that the decoder violates threshold on the following forward move,
the threshold will be lowered. If, on the other hand, the syndrome
bit Fl is equal to 1, then the present node is a tie node, and
the threshold may be lowered by simply not changing the metric.
The decoder then steps forward and re-enters the look forward mode.
If we are not in a backup overflow situation, then B13 will
be equal to O. We then test bit F6, the previous node syndrome
bit. If F6 is equal to 1, then we test the present syndrome bit
Fl. If this bit is also equal to 1, there are no possible ways to
re-enter the look forward mode. Since we are on a tie branch,
when we backup we must increment the metric by 5. If Fl was a
0, however, we do have an alternate path available provided that
the metric is greater than or equal to 6. We test for this situation,
and if it is present, then we may re-enter the look forward mode
after subtracting 5 from the metric. Otherwise we add 5 to the
metric and step back.
If bit F6 had been equal to O, we test bit F2, the previous
node check bit. If F2 is equal to 1, then we are looking back
into a node where we hypothesized a double error. There is no way
to turn around and proceed forward since all available nodes forward
from this point have been searched. We must, therefore, step back
and add 11 to the metric which was the penalty for the double error
on the forward move. If F2 is O, we must then test to see if
we may lower the threshold. We may lower the threshold if the
metric is presently equal to 1. If the metric is equal to 1,
we lower the threshold then by setting the metric equal to 7. We
then step forward and re-enter the look forward mode. If the metric
is not equal to 1, we test the present syndrome bit Fl.
If Fl is a zero, the only available forward moves involve
accepting a double error penalty on the previous node, plus a tie
penalty on the present node. In order to do this, the metric must
be greater than or equal to 18. If it is, we then subtract 17 from
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the metric and take a diagonal step. If it is less than 18, we have
no forward move available, and we subtract 1 from the metric and
backup.
If the present syndrome bit, F1, is equal to 1, then our
only forward move requires a double error penalty on the previous
node and a good node metric at the present node. The metric must
be greater than or equal to 13. If it is not, we subtract 1 from
the metric and backup. If it is, we must check for the possibility
of a threshold tightening in this case, since the effective move
here is to backup 1, proceed forward along the lower branch, and
then proceed forward along the upper branch. It is possible for
this to involve a threshold tightening if the present value of the
metric is equal to 17. If the metric is not equal to 17, we subtract
11 from the metric and take a diagonal step. If the metric is equal
to 17, we set the metric equal to 1 and increment the quick threshold
loosening flag, L, by 1 and take a diagonal step.
4. DETAILED CIRCUIT OPERATION
The schematics are located in Appendix III and the wire list
in Appendix IV. Card locations are summarized in figure 10.
4.1 Input/Output Board, Location A, Schematic 4-000172
The incoming signals and the clock are buffered into the decoder
using a MECL 10,115 quad line receiver. The coaxial input lines
are terminated in 50 ohm resistors to -2 volts at the inputs to
the line receivers. The incoming data is then passed through a
set of gates which format the signals according to the serial/
parallel control switch. If the data input is serial then the data
is clocked serially through the three flip-flop register. If the
input is parallel, then bit 2 is clocked into the middle flip-flop
and bit 1 is clocked into the first flip-flop and into the third
flip-flop in complemented form. (This is to provide the appropriate
function in case the parallel input is from a QPSK modem.) The
output of the three flip-flop register is then passed through gates
and clocked into two flip-flops for output. The intermediate set
of gates is used to determine node sync. In one sync state the bits
are taken from the first and second flip-flops, and in the other sync
state they are taken from the second and third flip-flops. The
information bits are then converted from serial format to a four
line parallel format, converted to TTL levels, and passed on to the
information bit memory. The information bits and check bits are
also fed to the syndrome generator. The syndrome is returned to the
I/O Board, where it is converted to four line parallel format,
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boards. In serial mode, the input symbol clock is divided by two
in IC 49. The data rate clock is then divided by four in IC 9,
converted to TTL levels, and passed on to the Information Bit and
Main Memory.
The delayed information bits from the Information Bit Memory
are converted from TTL to ECL logic levels and converted from four
line parallel to serial format. The delayed information bits are
brought out inverted to TPB. The delayed information bits are then
mod-2 added with the error sequence, reclocked in IC 19, and passed
through a line driver to the data output connector.
The information error sequence from the Main Memory is converted
to ECL logic levels and from four line parallel to serial format.
They are brought out inverted on TP 10. The information error
sequence is then passed through an 8-bit shift register, gated
with the error indicator and then mod-2 added with the delayed
information bits.
The error indicator bit from the Main Memory control board is
converted to ECL levels, gates the information error sequence, is
reclocked and then buffered through a line driver to the output
connector.
4.2 Syndrome Generator, Location B, Schematic 4-000157
The syndrome generator encodes the received information bits.
The generated check bits are mod-2 added with the received check
bits to form the syndrome.
The encoder is a duplicate of that which is used in the trans-
mitter. Two constraint lengths are provided, K=33 and K=41.
The connection vector for the code is 71547370131746, expressed
octally for K=41. The K=33 code is the truncation of the
K=41 code.
The syndrome generator is implemented using MECL MC 10131 flip-
flops with MC 10107 mod-2 adders connected between the appropriate
stages. The inverted syndrome is brought out to TP 5.
4.3 Information Memory Shift Registers, Locations C and D,
Schematic 4-000160
Each of the two memory boards contains two identical circuits.
The four line parallel information bit stream is converted to 16
line parallel by IC's Al - A2, and B1 - B2 on the two memory boards.
Each of the 16 lines is then delayed by a 4096 bit MOS shift register.
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Each 4096 bit shift register consists of three 1024 bit
registers and a quad 256 bit register. Taps are provided at 256,
512, 1024 and 2048 bits so that the memory size can be reduced.
(Reduction in memory size is primarily for test purposes.) The
appropriate tap is selected by a multiplexer which is controlled
by the memory size switch. The 16 line parallel shift register
outputs are converted back to 4 line parallel by IC's A28 - A29
and B28 - B29 on the two boards. The 4 line parallel outputs are
available on TP4 and TP10.
In the high speed mode, each of the sixteen 4096 bit shift
registers is clocked at 1/16 of the data rate. Since the shift
registers have a minimum guaranteed speed of 10 kHz, the high speed
mode may be used with confidence at data rates down to 160 kBPS.
For practical purposes, however, at 25°C ambient temperature, the
shift registers work satisfactory at much lower speeds. In the high
speed mode, the data simply shifts straight through the memory.
In the medium speed mode, each of the shift registers is
clocked at the data rate and each data bit is circulated through
the memory 16 times. Smaller memory sizes than 4096 bits are
provided by circulating the data through eight times or four times
for 2048 and 1024 bits, respectively.
In the low speed mode, the shift registers are connected in a
fully recirculating mode. A counter on the memory control board
keeps track of the read/write point in the register. The data is
recirculated by a 5 MHz clock.
4.4 Information Memory Control, Section E, Schematic 4-000159.
The data clock is divided by 4 on the I/O board. The result
is again divided by 4 by IC 19. The shift register clock pulses are
generated by IC's 29, 20 and 9. Memory size and data rate range
switch positions are stored in IC's 1, 2 and 3. IC's 18 through
28 control the memory timing in the low speed mode. The remaining
logic on sheet 1 generates various timing and control signals
for the shift registers.
The node sync counter is also located on this board and is
shown on sheet 2 of drawing 4-000159. IC's B2 - B5 form an up/down
counter which is counted up on threshold tightenings and down on
threshold loosenings. When the most significant eight stages reach
all ones, the counter is prevented from counting up. If the counter
underflows, the state of the node sync flip-flop, IC B7, is changed.




The main memory section contains a total of 9 circuit boards,
one for the memory control logic, four identical memory boards,
and four identical buffer boards. The control board plugs into
card slot P; the memory boards into locations G, J, L, N; and the
buffer boards into locations F, H, K and M.
The main memory provides up to 65k bits of storage for syndromes
and the decoded information bit error sequence. The total delay
through the memory and decoder may be reduced from 65k down to lk
bits in seven steps. The basic storage element is the AMS 6002,
1024 bit random access memory IC. The memory contains 64 of these
IC's and is organized into 1024 words with 64 bits per word.
The memory has two asynchronous ports, one for I/O and one for
the decoding logic. Data from the I/O section and from the decoding
logic is buffered into 64-bit words for the main memory by TTL shift
registers. The data from the I/O section is received in 4-bits
parallel format by the main memory and converted back to 4-bit parallel
for delivery to the output section. The interface to the decoding
logic is 8 bits parallel due to the high operating rate of this
section.
Control logic provides either the I/O section or the decoding
logic section the memory cycles as they are required. Additional
buffering is provided to allow for the delay that may be required
due to a cycle in progress. One full 64-bit word is buffered for
both the I/O and the decoding to allow this asynchronous operation.
4.5.1 Main Memory Board, Location G, J, L, and N, Schematic
4-000148
Each memory board contains 16 AMS 6002 random access
memory (RAM) integrated circuits (IC). Associated with each RAM
IC is a sense amplifier and write driver circuit. The sense amplifier
is an MC1414 dual sense amplifier IC. The schematic of the typical
write driver is shown as circuit A on the drawing. The circuit
consists of two level shifters and inverters: To write a logic zero,
Q1 is turned on; to write a logic one, Q2 is turned on.
The ten address inputs, MAOF through MA9F, are buffered
by TTL inverters and then converted to MOS levels by circuit B, the
address driver. The reset input, RESF, and the clock input, MCLKF,
are also buffered by TTL inverters and converted to MOS levels by
circuits C and D. These circuits are similar to the address drivers,
circuit B, except that emitter followers are added to provide more
capacitance drive capability.
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4.5.2 Main Memory Buffer, Locations F, H, K, and M. Schematic
4-000164
Each main memory buffer board contains a 16-bit slice of
the I/O buffer, the decoder logic buffer and the write select gates.
The I/O buffer consists of a 16-bit serial to parallel converter,
a read holding buffer and a write holding buffer. IC's 21 and 22
form the serial to parallel converter.
The circuit effectively converts the serial input to a
2-bit parallel input since the shift registers are clocked on
alternate clocks as controlled by signals INHA and INHB. When new
syndrome data is shifted into the shift register, the decoder infor-
mation error sequence is shifted out. The shift registers outputs
are multiplexed together by IC 25. The result is fed to the I/O
board and brought out to TP1.
While the information is shifting through the shift
register, a memory cycle is requested. When the cycle is granted,
the data read from the memory is loaded into the I/O read holding
register, IC's 5, 6, 7 and 8. After the read part of the memory
cycle, the data in the I/O write holding register (IC's 9, 10,
11 and 12) is selected by the write gates (IC's B1 through B16)
and is written into the memory.
After the shift registers are each clocked eight times, the
shift register contents are loaded into the write holding register
and the contents of the read holding register are loaded into the
shift register.
The CPU buffer registers operate in a similar manner.
4.5.3 Main Memory Control, Location P, Schematic 4-000158
Timing signals for the memory cycles are generated by IC's
A2, A3, and their associated timing resistors and capacitors. This
circuit provides five independently adjustable time intervals. The
operation of the circuit is similar to the "twisted ring counter"
(or "Johnson Counter" where the complement of the last stage is fed
back into the input) except that it is self clocking.
The clock from the CPU (which is the computation rate clock
divided by 8) is counted by a 3-bit counter which indicates when the
CPU buffer shift register has been emptied by the CPU. When the
counter overflows, the carry term sets the CPU request flip-flop.
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The clock from the I/O board (which is the data clock
divided by 4) is counted in a 4-bit counter which indicates when
the I/O shift register has been emptied. When the counter overflows,
the I/O request flip flop is set. Every time an I/O cycle is taken,
a 50 psec, retriggerable one shot is triggered. Should the one shot
time out (only at lower data rates) a refresh cycle is requested.
The three possible requests (CPU request, I/O request,
and refresh cycle) are ORed together and any request will start a
new cycle by triggering the timing circuit immediately upon com-
pletion of any previous cycle.
The contents of the request flip-flops are then loaded
into a 3 flip-flop register which drives a priority network. The
priority network resolves simultaneous requests, first in favor of
the CPU and then in favor of the I/O.
Three address counters are provided, one for I/O, one
for CPU, and one for refresh. Note that only a 5-bit address
counter is necessary for refresh. When the CPU and I/O counters
reach all ones, they are loaded with a number determined by the
setting of the memory size switch.
When a cycle is started, the output of the priority
network selects the appropriate address and loads it into the
address holding register. If the CPU address and the I/O address
become equal then the unit is either in an overflow or an underflow
situation. An overflow situation exists if the last memory cycle
was an I/O cycle. Underflow is indicated if the last cycle was a
CPU cycle. When underflow occurs, the CPU request must be blocked
since the data has not yet been input to the decoder. When the
CPU request flip-flop is set and the CPU buffer shift register
becomes half empty, the CPU computation clock is gated off by
CPUNT until the present CPU request is honored and the new data
is available in the CPU read holding register.
When an overflow occurs, the present I/O cycle request
is blocked and the next two cycles are given to the CPU. Also,
the internal states of the CPU are reset and the CPU buffer
registers are Cleared. The error counter is enabled which turns
on the error indicator and disables corrections for the next 420
output bits.
When the clear button is depressed, the states of the
controller are reset and the I/O and CPU address counters are set
equal. The decoder is then placed in an overflow condition. The
error counter is disabled until the I/O address counter cycles
through all its addresses and the new input data reaches the output.
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4.6 CPU Backup Counter and Interface, Location Q, Schematic 4-000151
The function of the backup counter is to determine when the
decoder is moving forward to new nodes and to detect backup buffer
overflow. An up/down counter is used to provide this function. The
counter is identical to the backup buffer address counter. The
least significant stages of the counter, B1 and B2, are a mod-4
shift counter. The most significant stages, B3 - B8, are a mod-63
linear shift register generator. When the counter reaches the
zero state in the forward mode, flip-flop B12 is set, which indicates
that new nodes are being reached. (Note that the "zero" state is
defined as 010000 for B3 - B6.) When the counter reaches this state
in the backward mode, a backup overflow is indicated by B13.
The memory interface circuit is an 8-bit parallel to serial
converter with TTL to MECL and MECL to TTL level converters.
Whenever the decoder progresses forward eight new nodes, an eight
bit word from the main memory buffer is converted to MECL logic
levels by the resistor networks, Rt, and loaded into the eight
bit shift register R1 - R8. At the same time, the present contents
of R1 - R8 are loaded into R9 - R16. The contents of register R9 -
R16 are converted back to TTL logic levels and shifted into the
main memory buffer.
The computation clock is divided by eight when moving forward
to new nodes to generate CPCLK, which is converted to TTL levels
and sent to the main memory control board.
The main memory overflow signal, CPOVT, is converted to MECL
levels, buffered and sent to the other CPU boards, converted back
to TTL levels and returned to the main memory control board as
OVACNT.
4.7 Syndrome Corrector #1, Location S, Schematic 4-000152
The syndrome corrector is a right-left shift register with mod-2
adders located between the appropriate stages in accordance with the
code. The first 22 stages of the syndrome corrector are on board
#1. The remaining stages are on syndrome corrector #2.
The incoming syndrome bits are exclusive ORed into the register
at stage S4 when proceeding forward to new nodes. The corrected
syndrome at stage S4 is sent to the Algorithm Logic board when
moving forward.
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The contents of the syndrome corrector stage C1 is the check
bit hypothesis. When moving forward, these bits are shifted into
the backup buffer. When backing up, they are returned to the
syndrome corrector.
The information error hypothesis, Fll, is also stored in the
backup buffer when moving forward to new nodes. When backing up,
they are returned to the syndrome corrector.
When backing up, the syndrome corrector also provides the
information hypothesis,'I3, and check hypothesis, C2, to the
Algorithm Logic board.
4.8 Syndrome Corrector #2, Location P, Schematic 4-000153
This board contains stages S23-S42 of the syndrome corrector.
The operation is identical to the circuitry on syndrome corrector #1.
When the decoder backs up, the syndrome bits that shift out
are stored in the information hypothesis half of the backup buffer.
When returning in the forward mode, these bits, I10, are shifted
back into the syndrome corrector. When moving forward to new
nodes, zeroes are shifted into S42.
The constraint length switch shortens the constraint length
to 33 by bypassing stages S34-S41.
4.9 Backup Buffer, Location R, Schematic 4-000154
The function of the backup buffer is that of a 2 bit wide, 259
bit long, right-left shift register. The shift register function
is actually performed by eight 64-bit random access memory IC's
that are addressed by an up/down counter.
The address counter, Al - A1O, operates identically to the
back search counter previously described.
Consider the operation of the information hypothesis half of
the backup buffer shown on sheet 2 of the schematic. The infor-
mation hypothesis stream, I3, from the syndrome corrector are
shifted into the right-left-parallel load register I4 - I10. When
four new bits have been shifted into I5 - 18, they are loaded into
the write holding register Ill - I14. At the same time, the
four bits read out of the present address of the RAMs, Z5 - Z8, are
loaded into I7 - I10. On the next clock pulse, the contents of
Ill - I14 are written into the memory. No memory operations are
performed on the next clock time to allow for the write pulse
recovery time. The address is advanced on the next clock pulse.
On the next clock pulse, the read and register load operations are
repeated since four new bits have been shifted into I4 - I10. The
output is taken from I10.
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The operation in the backward mode is similar except that
register Ill - I14 is loaded from I6 - I9 and data read out of the
memory is loaded into I4 - I7. The output in this case is I4,
which is sent back to the syndrome corrector.
Operation of the check hypothesis half of the backup buffer is
similar but simpler since the check hypothesis is thrown away when
advancing forward to new nodes.
4.10 Algorithm Logic, Schematic 4-000156 (This board is clamped
in place at the end of the card cage.)
The computation clock is generated by the delay line oscillator
composed of IC 1 and a length of coaxial cable. The oscillator
oscillates at twice the computation clock rate and is divided by
two in IC 2. The signal CPUNT is reclocked by IC 3 and gates off
the computations clock when CPUNT is true. The resulting gated
clock drives a high fanout clock distribution network. The
computation clock is divided by 128 by IC's 10 - 14 when the
clock rate switch is in its low speed position.
The syndrome bit, S4, from the syndrome corrector is exclusive
ORed into Fl, the present node syndrome bit. This signal is
developed in three parallel flip-flops in order to obtain sufficient
fanout. Signal F2 is the previous node check bit and signal F6
is the previous node syndrome bit.
The branch metric is stored as a three digit number. For
ease in decoding, the least significant digit is mod 6, the middle
digit is mod 3, and the most significant digit is mod 6. In other
words, the metric is equal to C1 + 6C2 + 18C3 where C1, C2, and
Cq are the least, middle and most significant digits, respectively.
The least significant digit is stored in M1 - M3, which is a right-
left-hold, twisted ring counter. The middle digit is stored in
M6 - M8 which is a right-left-hold ring counter which circulates a
single one. The most significant digit is stored in M9 - Mll and
is a right-left-hold twisted ring counter. Flip-flop M12 is true
when the most significant digit is not zero.
IC's 45 - 72 and 79 - 82 cause the decoder to follow the
algorithm flow chart (drawing 2-000155). The flow chart may be
described by a set of equations which are implemented with these
gates. Signals G1 - G12 and G30 - G35 are commonly used partial
products of these equations. The signal G13 controls the forward-
backward motion of the decoder. Signal G26 is true for diagonal
steps forward. Signals G16, G17 and G18 control the middle digit
of the metric. Signals G21, G22 and G23 control the most significant
digit. Signals G13, G14 and G15 control the least significant digit.
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5. MAINTENANCE
No periodic maintenance is required for the sequential decoder.
Fault isolation procedures are outlined below should difficulties
be encountered with the decoder. The power supply voltages should
be checked first if the decoder is not operating satisfactorily.
If the voltages are within the specified limits (Table I),
procedures noted below should be followed.
TABLE I
Voltage (Volts d.c.) Limits
+13.0 +12.4 to +13.6
+ 5.0 + 4.8 to + 5.2
-12.0 -11.4 to -12.6
- 7.0 - 6.6 to - 7.4
- 5.2 - 4.8 to - 5.6
- 5.0 - 4.8 to - 5.2
- 2.0 - 1.9 to - 2.1
5.1 Preliminary Tests
The required equipment includes: a PN data source, a convolu-
tional encoder, a digital noise generator, and an error detector. The
procedure is as follows: first connect the data source, encoder
and error detector to the decoder and verify that an error-free
data input results in error-free data output. Note that sufficient
time must be allowed for the decoder to establish node sync and for
data to pass through the decoder. After node sync has been
established, the decoder error indicator light should go out and
remain out. If the decoder fails this test, refer to paragraph 5.2.
If the decoder passes the above tests, add the digital noise
generator to the test setup. For input error rates less than 1%,
output errors and overflow events should be very rare. As the
input error rate increases, the output error rate and overflow rate
will increase. For input error rates over 5%, the decoder will be
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in the overflow state most of the time. Note that sequential
decoders are extremely sensitive to correlation in the noise.
At an input error rate of 3%, the output error rate should be
less than 10-5 at high data rates with 65k memory. Note that
the output errors occur in bursts. (Single error events are rare
even at high input error rates.) If the decoder fails these tests,
then turn to paragraph 5.3.
5.2 Decoder Fails to Pass Error Free Data
5.2.1 Error Indicator Light On
First check the test point on the Syndrome Generator
board (slot B). This point is the inverted syndrome and should
be at the one state (MECL levels) with error free data. If not,
then first check the test configuration. If the configuration is
OK, then the problem is probably on the syndrome generator board.
Other likely possibilities include the input section of the I/O
board (slot A), and the node sync circuitry on card E. A subtle
problem in the main memory or CPU could also result in this
behavior.
If the syndrome test point is OK, but the error light
remains on, then the problem is most likely in the main memory
or CPU. Another possibility is the syndrome serial-to-four-line
parallel converter on card A. Next check test points 2 and 11
on Main Memory buffer cards, in slots F, H, K, and M. These
points should be all zeroes (TTL levels). If not, then the
associated memory card or the buffer card is faulty. Check the
memory card by interchanging it with the spare card. Check
buffer card by interchanging with another buffer card. If the
problem moves with the card, then the buffer board is faulty.
5.2.2 Error Indicator Light Off
First, check test point 10 on Card A. This is the
inverted information bit error sequence which should be all ones
(MECL level). If not, then the problem is most likely in the main
memory or CPU. Check memory as in section 5.2.1.
If TP10O is OK, then the problem is probably in the infor-
mation bit memory. Check TPlO and TP4 on both information memory
cards (slot C and D). Each of these test points has every fourth
bit of the input information sequence. If the problem is seen
on any of these test points, then the problem has been isolated to
either the right or left half of one of the boards. In order to
locate the problem precisely, the board must then be extended.
To isolate the problem to a particular bit slice, check pins 2,
3, 4 and 5 of IC's A29 or B29.
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If difficulty is experienced locating the problem using
the PN data, use the all "zeroes" data with digital errors or a
fixed pattern data generator using a low density of "ones".
5.3 Decoder Passes Error Free Data but the Output Error Rate
Is Too High
If the decoder passes all tests in section 5.2, then most
I/O board functions, the Syndrome Generator, and the Information
Bit Memory are probably functioning properly. The problem is
therefore in the CPU or the main memory.
5.3.1 Main Memory Tests
If there is a problem in the main memory, then the output
single error probability will be too high. The oscilloscope can
be used as a correlator to isolate the problem. The most likely
problems are a defective address driver or a defective memory IC.
A defective address driver can usually be isolated by
syncing the scope to the signal on TP13 of the main memory control
board (card P). This signal is the carry out of the I/O address
counter. Then check TP1 on each of the main memory buffer boards.
(This signal is every fourth bit of the information error sequence.)
If one of the test points shows a significant correlation of errors,
then the associated memory board probably has a faulty address
driver and should be replaced.
A defective memory IC can usually be discovered by
repeating the above test with the scope synced on TP12 of the main
memory control board. This signal is a pulse at the beginning
of each I/O memory cycle. If a significant correlation of errors
is discovered on one of the buffer board test points, then the
associated memory board probably contains a defective memory IC
and should be replaced.
5.3.2 CPU Debug
A special test setup has been devised for checkout of the
CPU since the CPU is very difficult to debug with regular input
signals. The inputs to the decoder are set up to generate an all
ones syndrome. This is done by putting the decoder into PSK-Parallel
mode. One of the parallel inputs is grounded and the other is left
open. An input clock is provided at any convenient data rate,
preferably about 1 MBPS.
The decoder is unable to decode an all ones syndrome and
will continually overflow (thus turning on the error indicator).
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An oscilloscope is synced to the overflow signal at the
connector labeled OVFL on Syndrome Connector #2 (card T). The
signals at jacks EOR and FOR on the same board are then observed.
Note that the signals on these connectors have been series terminated
and may be connected to the oscilloscope inputs with an unterminated
50M coaxial cable. The signal FOR is true (MECL levels) when moving
forward. The signal EOR is true when syndrome corrector is EORed
with the code connection vector. This signal is true whenever the
decoder takes a diagonal step when moving forward or steps back
from the lower branch of the tree.
Since the overflow resets the main memory buffer, the
first group of syndrome bits will be zeroes. The syndrome will
then become all ones, thus causing the decoder to begin searching.
Eventually, the decoder will again overflow and the cycle will
repeat. The correct decoder operation may be determined by com-
paring the algorithm flow chart sequences with the actual decoder
operation. When a discrepancy is revealed, the cause can be traced,
thus yielding the faulty condition.
The MECL III board may be extended easily for debugging
procedures. Simply loosen the two nylon screws which hold the board
in place and slide out the board. Then screw in the nylon screws
all the way and slip the board back in the slot. The board will




This report describes the technique used for generating very
high speed, hard decision, pseudo-random noise suitable for testing
and evaluating high speed decoders. The purpose of the noise
generator is to generate 9-bit independent random numbers at the
symbol rate (symbol rate is twice the data, e.g., if the data rate
is 60 megabits per second, the symbol rate is 120 megabits per
second).
The method chosen for the high speed digital implementation
uses a PN generator. The PN generator is clocked 9 times for each
9-bit number produced. Each 9-bit number is thus completely disjoint
from every other number. The problem encountered with this technique
is that the PN generator must be clocked at a rate of 9x120x106 or
1.08xlO9 times per second -- clearly out of the question for even
MECL III logic devices.
The solution for the above problem is discussed in the following
paragraphs. The proposed circuit generates discrete segments con-
sisting of disjoint 9-bit PN sequences during each clock time.
During this time, signals propagate through only one gate delay and
one flip-flop.
Consider the 41 stage PN generator shown in figure I-1. After
each clock time, the new contents of state 1 is the mod-2 sum of
the old contents of stages 38 and 41. All other stages shift right
by 1. Let us examine what the generator will contain after 9 clock
times.
For this purpose, let si, 1 < i < 41, be the initial contents
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This implies the implementation shown in figure I-2. This
circuit consists of five 5-bit shift registers, four 4-bit shift
registers, and nine exclusive-OR gates. It realizes equation 1.
In each clock time, a new vector (t1 - t2 - ...- t9 -) is obtained.
The numbers in the memory elements correspond to those in figure
I-1.
The 9-bit number, t = t t2- ...- t9- which is uniformly
distributed between 0 and 29-1, can now be compared with a fixed
9-bit number, b, to determine whether or not a channel output
error should be generated.
If t < b, a symbol in error is output; otherwise, a correct
symbol is output. A "O" means no error and a "1" denotes an error.
The output error probability will be p=b/2 9.
The comparison process is basically a subtraction, t-b,
where there is a carry out if t > b. Generating the carry for
the subtraction of 9-bit numbers is a complex function to realize
in a few gate delays. However, if we compare b against the
number formed by taking successive bits of successive t's instead
of each t itself, the comparison can be done easily by the
pipelining process shown in figure I-3. Here C denotes a carry
generator (or a one bit adder with carry in) which outputs a "1"
if two or more of its inputs are "1". This function can be
implemented with three 2-input gates in one logic level. The
flip-flops delay each of the intermediate results to effect the
pipelining.
All flip-flops use a common clock, which is the symbol clock.
The maximum clock rate would be 120 MHz, which is well within the
capabilities of MECL III.
The statistics of the disjoint 9-bit numbers have been verified
through sequential decoder simulations (computer software programs).
The distribution of decoding computations was within 0.1 dB of












Figure I-2. Noise generator for the output of disjoint 9-bit segments
of a PN sequence in one clock period.
Notes: Shift register numbers refer to the equivalent stages of the
41-bit serial shift register of figure I-1.









Notes: tg, 198, .8' tl refer to
b9, b8, ... b1 refer to
I-5
comparator circuit.






Sequential decoding is a procedure for systematically searching
through a code tree, using received information as a guide, with the
objective of eventually tracing out the path representing the actually
transmitted information sequence.
The sequential decoder uses a modification of the Fano algorithm.
Briefly, the operation of the Fano algorithm is as follows. Starting
at the first node in the code tree, a path is traced through the
tree by moving ahead one node at a time. At each node encountered,
the decoder evaluates a branch metric for each branch stemming from
that node. The branch metric is a function of the transition
probabilities between the received symbols and the transmitted
symbols along the hypothesized branch.
The decoder will initially choose the branch with the largest
metric value (corresponding to the closest fit to the received symbols).
The metric is then added to a path metric, which is the running sum
of branch metrics along the path presently being followed. Along
with the path metric, the decoder keeps track of the running threshold
T. As long as the path metric keeps increasing, the decoder assumes
it is on the right track and keeps moving forward, raising T to
lie within a fixed constant, a, below the path metric. If, on
the other hand, the path metric decreases at a particular node,
such that it becomes less than T, the decoder assumes it may
have made a mistake and backs up. It will then systematically
search nodes at which the path metric is greater than T until it
finds a path that starts increasing again, or until it exhausts
all nodes lying above T. At this point, it is forced to lower T
and search again. Eventually, it will find a path that appears to
have an increasing path metric.
Eventually, the decoder will penetrate sufficiently deep into
the tree, that with high probability the first few branches followed
are correct, and will not be returned to by the decoder in a backward
search. At this point, the information bits corresponding to these
branches can be considered decoded and the decoder may erase received
data pertaining to these branches.
A major problem with sequential decoding is the variability
in the number of computations required per information digit decoded.
The number of computations is defined as a measure of the time
required to decode for a fixed decoding speed and is expressed in
computations per second. The cumulative distribution of computations
II-1
43<
performed per digit decoded, c, has been upper and lower bounded
for the discrete memoryless channel by a Pareto distribution
Pr[c>L] = k L-a, L>>l
(L represents the branch tree length)
where k is a constant and a is determined by the relationship
E (a)
R= 
where R is the code rate.
Here Eo(a) is a convex function of a which is determined by
the channel transition probabilities, which are in turn a function of
Eb/No This function has the properties that Eo(O) = 0, and
Eo(l = Rcomp. Therefore, we can see that if R = Rcomp, a = 1.
Rcomp is the so-called computational cutoff rate of sequential
decoding.
Because a > 1 for R < Rcomn, the average number of computa-
tions per node decoded is finite, but for rates greater than Ro,
this average is unbounded. Actually, for finite constraint lengths,
the computation distributions drop off faster than the Pareto
distribution for very large L. Thus, the average computations
remain finite but large for R > Ro.
Because of the variability of the amount of computation required,
there is a non-zero probability that incoming received data will
fill up the decoder memory faster than old outgoing data can be
processed. If the decoder tries to search a node for which received
data has passed out of buffer memory, an overflow is said to occur.
When an overflow occurs, the decoder must have some mechanism for
moving forward to new data, reacquiring code synchronization and
starting to decode again.
A guess and start overflow recovery technique has been imple-
mented. When an overflow occurs, the decoder jumps ahead of new
data, and guesses the coder state at that point based upon received
data.
The probability of overflow for sequential decoding can be
related to the distribution of computations per bit only in an
approximate manner. Suppose the decoder has a speed factor of
, that is, it is able to perform p computations per branch
II-2
44<
worth of data received. Suppose also, a decoder buffer capable
of storing B branches worth of received data is used. With
an initially empty buffer, the decoder may perform pB computations
in progressing one bit deeper before an overflow occurs. Thus,
the initial overflow probability is
Po = k (pB) a
Since overflows can occur through the concatenation of several
shorter searches, one intuitively expects that the actual overflow
probability would be larger than this. However, as long as p is
somewhat larger than the average number of computations per bit,
this approximation has been shown to be remarkably accurate. Of
course, when an overflow does occur, many bits will be lost. Thus,
the rate of bits lost due to overflow, PoB, will be LPO. One
readily sees from this relationship that the composite output error
rate of the system increases with each overflow. Thus, if the
speed factor, u, can be maintained as high as possible, the
number of overflows will be minimized.
II-3
45< 
APPENDIX III - SCHEMATICS
TABLE OF CONTENTS
1. WD 1025 Power Supply Unit Wiring Diagram
2. WD 1026 Main Chassis Power Wiring
3. 1000333 Info Memory Clock Driver
4. 1000342 HDSD Top Assembly
5. 1000149 P.C.B. Assembly - Main Memory Board
6. 1000186 HDSD Algorithm Logic PC Board Assembly
7. 2-000155 HDSD Block Diagram
8. 4-000148 HDSD Main Memory
9. 4-000151 HDSD CPU Backup Counter Interface
10. 4-000152 HDSD CPU Syndrome Corrector #1, Bits 1-8
11. 4-000153 HDSD CPU Syndrome Corrector #2, Bits 27-42
12. 4-000154 HDSD CPU Backup Buffer Address Counter and
Control Logic
13. 4-000156 HDSD Algorithm Logic
14. 4-000157 HDSD Syndrome Generator
15. 4-000158 HDSD Main Memory Control
16. 4-000159 HDSD Info Memory Control
17. 4-000160 HDSD Information Memory Shift Registers
(Sides A and B)
18. 4-000164 Main Memory Buffer
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3. Info Memory Shift Register - A Side
4. Info Memory Shift Register - B Side
5. Info Memory Control
6. Main Memory Buffer
7. Main Memory Control
8. Backup Buffer
9. Syndrome Generator 1
10. Syndrome Generator 2
11. Backsearch Counter and Interface Board
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